




South Sea Semiconductor

# SSM8958

## Dual Enhancement Mode MOSFET

Product Summary (N-Channel)		
V <sub>DS</sub> (V)	I <sub>D</sub> (A)	R <sub>DS(ON)</sub> (mΩ) Max
30V	6A	30 @V <sub>GS</sub> = 10V
		60 @V <sub>GS</sub> = 4.5V

Product Summary (P-Channel)		
V <sub>DS</sub> (V)	I <sub>D</sub> (A)	R <sub>DS(ON)</sub> (mΩ) Max
-30V	-4.5A	60 @V <sub>GS</sub> = -10V
		100 @V <sub>GS</sub> = -4.5V



### ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)

Parameter	Symbol	N-Channel Limited	P-Channel Limited	Unit
Drain-Source Voltage	V <sub>DS</sub>	30	-30	V
Gate-Source Voltage	V <sub>GS</sub>	±25	±20	
Drain Current-Continuous @ T <sub>J</sub> = 25°C	I <sub>D</sub>	6	-4.5	A
-Pulsed <sup>b</sup>	I <sub>DM</sub>	25	-23	
Drain-Source Diode Forward Current <sup>a</sup>	I <sub>S</sub>	1.7	-1.7	
Maximum Power Dissipation <sup>a</sup>	P <sub>D</sub>	2.0		W
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>STG</sub>	-55 to 150		°C

### THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Ambient <sup>a</sup>	R <sub>θJA</sub>	62.5	°C/W
--	------------------	------	------

South Sea Semiconductor reserves the right to make changes to improve reliability or manufacturability without advance notice.

South Sea Semiconductor, January 2008 (Rev 1.0)



N-Channel Electrical Characteristics (T <sub>A</sub> = 25°C unless otherwise noted)						
Parameter	Symbol	Condition	Min	Typ <sup>c</sup>	Max	Unit
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =250 μA	30			V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =24V, V <sub>GS</sub> =0V			1	μA
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V			±100	nA
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> I <sub>D</sub> =250 μA	1	1.7	2.5	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =6A			30	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =5A			60	
On-State Drain Current	I <sub>D(ON)</sub>	V <sub>DS</sub> =5V, V <sub>GS</sub> =10V	15			A
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> =5V, I <sub>D</sub> =6A		9		S
Input Capacitance	C <sub>ISS</sub>	V <sub>DS</sub> =15V		750		pF
Output Capacitance	C <sub>OSS</sub>	V <sub>GS</sub> =0V		120		
Reverse Transfer Capacitance	C <sub>RSS</sub>	f=1.0MHz		80		
Turn-On Delay Time	t <sub>D(ON)</sub>	V <sub>DD</sub> =15V, I <sub>D</sub> =1A, V <sub>GS</sub> =10V, R <sub>GEN</sub> =10Ω,		16		ns
Rise Time	t <sub>r</sub>			7		
Turn-Off Delay Time	t <sub>D(OFF)</sub>			22		
Fall Time	t <sub>f</sub>			10		
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =15V, I <sub>D</sub> =1A, V <sub>GS</sub> =10V		12		nC
		V <sub>DS</sub> =15V, I <sub>D</sub> =1A, V <sub>GS</sub> =4.5V		6.5		
Gate-Source Charge	Q <sub>gs</sub>	V <sub>DS</sub> =15V, I <sub>D</sub> =1A, V <sub>GS</sub> =10V		2.5		
Gate-Drain Charge	Q <sub>gd</sub>			2		
Diode Forward Voltage	V <sub>SD</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =1.7A		0.7	1.2	V

Notes :

- a. Surface Mounted on FR4 Board, t ≤ 10 sec.
- b. Pulse Test : Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- c. Guaranteed by design, not subject to production testing.



P-Channel Electrical Characteristics (TA = 25°C unless otherwise noted)						
Parameter	Symbol	Condition	Min	Typ <sup>c</sup>	Max	Unit
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =-250 μA	-30			V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =-24V, V <sub>GS</sub> =0V			-1	μA
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V			±100	nA
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> I <sub>D</sub> =-250 μA	-1	-1.5	-2.5	V
Drain-Source On-State Resistance	R <sub>Ds(ON)</sub>	V <sub>GS</sub> =-10V, I <sub>D</sub> =-4.9A			60	mΩ
		V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-3.6A			100	
On-State Drain Current	I <sub>D(ON)</sub>	V <sub>DS</sub> =-5V, V <sub>GS</sub> =-10V	-20			A
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> =-5V, I <sub>D</sub> =-4.9A	3.5			S
Input Capacitance	C <sub>ISS</sub>	V <sub>DS</sub> =-15V		560		pF
Output Capacitance	C <sub>OSS</sub>	V <sub>GS</sub> =0V		130		
Reverse Transfer Capacitance	C <sub>RSS</sub>	f=1.0MHz		90		
Turn-On Delay Time	t <sub>D(ON)</sub>	V <sub>DD</sub> =-15V, I <sub>D</sub> =-1A, V <sub>GEN</sub> =-10V, R <sub>GEN</sub> =6Ω, R <sub>L</sub> =15Ω		11		ns
Rise Time	t <sub>r</sub>			12.2		
Turn-Off Delay Time	t <sub>D(OFF)</sub>			56		
Fall Time	t <sub>f</sub>			33.3		
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =-15V, I <sub>D</sub> =-4.9A, V <sub>GS</sub> =-10V		13		nC
		V <sub>DS</sub> =-15V, I <sub>D</sub> =-4.9A, V <sub>GS</sub> =-4.5V		8		
Gate-Source Charge	Q <sub>gs</sub>	V <sub>DS</sub> =-15V, I <sub>D</sub> =-4.9A,		2.5		
Gate-Drain Charge	Q <sub>gd</sub>	V <sub>GS</sub> =-10V		2.5		
Diode Forward Voltage	V <sub>SD</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =-1.7A		-0.8	-1.2	V

Notes :

- a. Surface Mounted on FR4 Board, t ≤ 10 sec.
- b. Pulse Test : Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- c. Guaranteed by design, not subject to production testing.



## N-Channel




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance

## P-Channel




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance



## N-Channel




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Breakdown Voltage Variation with Temperature

## P-Channel




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature





Figure 6. Breakdown Voltage Variation with Temperature




## N-Channel




**Figure 7. Transconductance Variation with Drain Current**


## P-Channel




**Figure 7. Transconductance Variation with Drain Current**




**Figure 8. Body Diode Forward Voltage Variation with Source Current**



**Figure 8. Body Diode Forward Voltage Variation with Source Current**



**Figure 9. Gate Charge**



**Figure 9. Gate Charge**



## N-Channel




Figure 10. Maximum Safe Operating Area

## P-Channel




Figure 10. Maximum Safe Operating Area




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms



## N-Channel




Figure 13. Normalized Thermal Transient Impedance Curve

## P-Channel




Figure 13. Normalized Thermal Transient Impedance Curve