




South Sea Semiconductor

SSM8958

Dual Enhancement Mode MOSFET

Product Summary (N-Channel)		
V _{DS} (V)	I _D (A)	R _{DS(ON)} (mΩ) Max
30V	6A	30 @V _{GS} = 10V
		60 @V _{GS} = 4.5V

Product Summary (P-Channel)		
V _{DS} (V)	I _D (A)	R _{DS(ON)} (mΩ) Max
-30V	-4.5A	60 @V _{GS} = -10V
		100 @V _{GS} = -4.5V



ABSOLUTE MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Parameter	Symbol	N-Channel Limited	P-Channel Limited	Unit
Drain-Source Voltage	V _{DS}	30	-30	V
Gate-Source Voltage	V _{GS}	±25	±20	
Drain Current-Continuous @ T _J = 25°C	I _D	6	-4.5	A
-Pulsed ^b	I _{DM}	25	-23	
Drain-Source Diode Forward Current ^a	I _S	1.7	-1.7	
Maximum Power Dissipation ^a	P _D	2.0		W
Operating Junction and Storage Temperature Range	T _J , T _{STG}	-55 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Ambient ^a	R _{θJA}	62.5	°C/W
--	------------------	------	------

South Sea Semiconductor reserves the right to make changes to improve reliability or manufacturability without advance notice.

South Sea Semiconductor, January 2008 (Rev 1.0)



N-Channel Electrical Characteristics (T _A = 25°C unless otherwise noted)						
Parameter	Symbol	Condition	Min	Typ ^c	Max	Unit
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V, I _D =250 μA	30			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =24V, V _{GS} =0V			1	μA
Gate-Body Leakage	I _{GSS}	V _{GS} =±20V, V _{DS} =0V			±100	nA
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} I _D =250 μA	1	1.7	2.5	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =6A			30	mΩ
		V _{GS} =4.5V, I _D =5A			60	
On-State Drain Current	I _{D(ON)}	V _{DS} =5V, V _{GS} =10V	15			A
Forward Transconductance	g _{FS}	V _{DS} =5V, I _D =6A		9		S
Input Capacitance	C _{ISS}	V _{DS} =15V		750		pF
Output Capacitance	C _{OSS}	V _{GS} =0V		120		
Reverse Transfer Capacitance	C _{RSS}	f=1.0MHz		80		
Turn-On Delay Time	t _{D(ON)}	V _{DD} =15V, I _D =1A, V _{GS} =10V, R _{GEN} =10Ω,		16		ns
Rise Time	t _r			7		
Turn-Off Delay Time	t _{D(OFF)}			22		
Fall Time	t _f			10		
Total Gate Charge	Q _g	V _{DS} =15V, I _D =1A, V _{GS} =10V		12		nC
		V _{DS} =15V, I _D =1A, V _{GS} =4.5V		6.5		
Gate-Source Charge	Q _{gs}	V _{DS} =15V, I _D =1A, V _{GS} =10V		2.5		
Gate-Drain Charge	Q _{gd}			2		
Diode Forward Voltage	V _{SD}	V _{GS} =0V, I _D =1.7A		0.7	1.2	V

Notes :

- a. Surface Mounted on FR4 Board, t ≤ 10 sec.
- b. Pulse Test : Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- c. Guaranteed by design, not subject to production testing.



P-Channel Electrical Characteristics (TA = 25°C unless otherwise noted)						
Parameter	Symbol	Condition	Min	Typ ^c	Max	Unit
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V, I _D =-250 μA	-30			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =-24V, V _{GS} =0V			-1	μA
Gate-Body Leakage	I _{GSS}	V _{GS} =±20V, V _{DS} =0V			±100	nA
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} I _D =-250 μA	-1	-1.5	-2.5	V
Drain-Source On-State Resistance	R _{Ds(ON)}	V _{GS} =-10V, I _D =-4.9A			60	mΩ
		V _{GS} =-4.5V, I _D =-3.6A			100	
On-State Drain Current	I _{D(ON)}	V _{DS} =-5V, V _{GS} =-10V	-20			A
Forward Transconductance	g _{FS}	V _{DS} =-5V, I _D =-4.9A	3.5			S
Input Capacitance	C _{ISS}	V _{DS} =-15V		560		pF
Output Capacitance	C _{OSS}	V _{GS} =0V		130		
Reverse Transfer Capacitance	C _{RSS}	f=1.0MHz		90		
Turn-On Delay Time	t _{D(ON)}	V _{DD} =-15V, I _D =-1A, V _{GEN} =-10V, R _{GEN} =6Ω, R _L =15Ω		11		ns
Rise Time	t _r			12.2		
Turn-Off Delay Time	t _{D(OFF)}			56		
Fall Time	t _f			33.3		
Total Gate Charge	Q _g	V _{DS} =-15V, I _D =-4.9A, V _{GS} =-10V		13		nC
		V _{DS} =-15V, I _D =-4.9A, V _{GS} =-4.5V		8		
Gate-Source Charge	Q _{gs}	V _{DS} =-15V, I _D =-4.9A, V _{GS} =-10V		2.5		
Gate-Drain Charge	Q _{gd}			2.5		
Diode Forward Voltage	V _{SD}	V _{GS} =0V, I _D =-1.7A		-0.8	-1.2	V

Notes :

- a. Surface Mounted on FR4 Board, t ≤ 10 sec.
- b. Pulse Test : Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- c. Guaranteed by design, not subject to production testing.



N-Channel




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance

P-Channel




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance



N-Channel




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Breakdown Voltage Variation with Temperature

P-Channel




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Breakdown Voltage Variation with Temperature



N-Channel




Figure 7. Transconductance Variation with Drain Current

P-Channel




Figure 7. Transconductance Variation with Drain Current




Figure 8. Body Diode Forward Voltage Variation with Source Current




Figure 8. Body Diode Forward Voltage Variation with Source Current




Figure 9. Gate Charge




Figure 9. Gate Charge



N-Channel




Figure 10. Maximum Safe Operating Area

P-Channel




Figure 10. Maximum Safe Operating Area




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms



N-Channel




Figure 13. Normalized Thermal Transient Impedance Curve

P-Channel




Figure 13. Normalized Thermal Transient Impedance Curve